

<u>AN536</u>

Basic Serial EEPROM Operation

BASIC SERIAL EEPROM OPERATION

Looking for the optimum non-volatile memory product for your system that requires a small footprint, byte level flexibility, low power, and is highly cost effective? Serial EEPROM technology is one of the non-volatile memory technologies that has emerged as a leading embedded control solution. Unfortunately, most system designers are not aware of the serial EEPROM benefits. Also, the supporting documentation in databooks is most often not adequate due to incomplete or ambiguous information. As a result, the system designer often selects a non-volatile solution that does not meet his requirements, or, the designer must face a more complicated design-in with a serial EEPROM.

This article addresses two issues that exist today for designers considering serial EEPROM products:

First, to provide awareness of the application benefits.

Secondly, to provide a primer on the operating principles and instructions. These items are often buried in databook text or not adequately addressed. Also included are common default conditions to significantly reduce the system designer's learning curve.

CONTENTS

Serial EEPROM Applications

Overview of the Primary Protocol Benefits

3-Wire Bus Operation Primer

2-Wire Bus Operation Primer

Microchip 2-Wire Default Conditions

Timing Diagram Attachments

SERIAL EEPROM APPLICATIONS

Serial EEPROMS are ideal non-volatile cost effective memory solutions in applications that require:

- Small footprint and board space as in cellular phone applications
- BYTE level ERASE, WRITE, and READ of data as in a TV tuner
- Low voltage and current for handheld battery applications as in a keyless entry transmitter
- Multiple non-volatile functions in the same application such as a VCR
- Low availability of microcontroller I/O lines

The common applications for Serial EEPROMS are shown below:

Market	Common Applications				
Consumer	TV tuners, VCRs, CD players, cameras, radios, and remote controls				
Automotive	Airbags, anti-lock brakes, odom- eters, radios, and keyless entry				
Office Automation	Printers, copiers, PCs, and portable PCs				
Telecom	Cellular, cordless and full feature phones, faxes, modems, pagers, and satellite receivers				
Industrial	Bar code readers, point-of-sale ter- minals, smart cards, lock boxes, garage door openers, and test mea- surement equipment				

The typical functions that serial EEPROMs are utilized for are:

- Memory storage of channel selectors or analog controls (volume, tone, etc.) in consumer electronics products
- Power down storage and retrieval of events such as fault detection or error diagnostics in automotive products
- Electronic real time event or maintenance logs such as page counting in office automation products. Also, configuration or DIP switch storage in office automation products
- Last number redial storage and speed dial number storage in telecom products
- User in-circuit reprogrammable look up tables such as bar code readers, point-of-sale terminals, environmental controls and other industrial products

Other application examples include:

- Data storage from a learn function as in a remote control transmitter
- ID number storage for security or remote access for electronic keys and entry databases
- Reprogrammable calibration data for test equipment
 or analog interface products

As a result of density and architectural evolution, Serial EEPROMs offer significant benefits in some applications that previously could only utilize Parallel EEPROM products. The diagram below illustrates the footprint and board space differences.



The Serial EEPROM requires only 10% of the board space that a Parallel EEPROM requires. Also, the Serial EEPROM requires fewer I/O lines from the microcontroller which significantly reduces the overall system cost and board space.

A very fast READ speed is the only significant limitation of a Serial EEPROM for a decision between a serial and a Parallel EEPROM. It is very interesting to note that the Serial EEPROM READ speed is restricted more by the protocol than the process technology. The 2-wire I²C (Inter-Integrated Circuit) products must add large internal delays to slow down the part to meet the 100KHz protocol requirements, which will be reviewed later. Characterization of 3-wire bus Serial EEPROMs have indicated clock frequencies in excess of 6MHz.

OVERVIEW OF THE PRIMARY PROTOCOL BENEFITS

After a designer decides to use a serial EEPROM solution, the next step is to select one of the two primary serial EEPROM protocols. Unfortunately, most system designers select the type of serial EEPROM (2- or 3-wire) that they are most familiar with, regardless of the benefits associated with each type.

The benefits of each protocol are shown below:

3-Wire Bus Serial EEPROMS	2-Wire Bus Serial EEPROMS
Single VDD supply of <2V to 5.5V	Single VDD supply of <2V to 5.5V
Very low current consumption	Very low current consumption
Reduced overall component cost	Reduced overall component cost
Four pins (other than Vcc & GND) are required or operation	Two pins (other than Vcc & GND) are required for operation
x16 bit and x8 bit data widths	x8 data bit width
Software WRITE Protection	Hardware WRITE Protection
Edge triggered clocks and signals	Level triggered clocks and signals and input glitch filters for high noise immunity
2MHz+ operation	I ² C standard 100KHz and 400KHz protocols with a 1MHz option
Ready/Busy data polling	Page WRITE capability to 16 bytes
Security options available	Software and hardware compatible from 2K to 16K densities
Less complex protocol	

A 2- wire product is utilized in applications that require an I²C bus, noise immunity, limited microcontroller I/O pin availability, or a WRITE buffer for multiple bytes to be stored with one instruction. A 3-wire product is utilized in applications that have limited protocol requirements, an SPI protocol, higher clock frequency requirements, or x16 data width applications.

The next two sections describe the basic operation and Microchip's default conditions for the 3-wire and 2-wire Serial EEPROMs to allow the system designer to utilize the benefits of Serial EEPROMs.

3-WIRE BUS OPERATION PRIMER

Many serial EEPROM data sheets are written in a conventional memory data sheet format which emphasizes the features of the part more than the basic operating principles. The operating principles are unfortunately either vaguely embedded in the data sheet text or not included. Serial EEPROMs are not conventional memories due to the Serial communication protocols involved. This section is a PRIMER for the data sheet to familiarize the system designer with the basic principles of the 3-wire bus operation.

Basic Principles

Common device nomenclature is 93XXXX.

The 93XX06 is a 256 bit product.

- The 93XX46 is a 1K bit product.
- The 93XX56 is a 2K bit product.
- The 93XX66 is a 4K bit product.

Four pins are required:

CS (Chip Select)	DI (data in)
CLK (Clock)	DO (data out)

All 93XXXX parts are hardware compatible for these four pins. However, there may be compatibility issues for the other pins.

Even though there is hardware compatibility on the four pins, there can be differences from a software standpoint. Subtle differences between each manufacturer's products, referred to as default conditions, can prevent plug compatibility. These issues are addressed later in the attached 3-Wire Timing Diagram. There is no industry standardized upgrade path for density migration. Please review density upgrades for Microchip's products on a case-by-case basis.

Data is available in x8 or x16 organizations. This selection is determined either by the ORG pin or by purchasing a standard x16 organization.

Units will power-up in a EWDS (ERASE/WRITE Disable State). All ERASE and WRITE functions are disabled until the EWEN (ERASE/WRITE Enable) instruction is performed. This is to prevent accidental data corruption.

An Auto-ERASE (logical "1") cycle is performed during each WRITE Cycle.

The 7 instructions are shown in the attached instruction set table. These instructions are for Microchip's 93LCXX family products.

After an instruction is loaded, the CLK and DI pins are in a DON'T CARE state until the next START bit.

The following is required for each instruction set (all input bits are triggered by the positive clock edges):

Start Bit The first Data-in high signal clocked in after CS is high.

Opcode Two Bits to identify the instruction

- Address Refer to the Instruction Set table for the number of bits required.
- Data Separate data-in and data-out pins. However, these two pins may be tied together for true 3-wire operation. Please refer to the attached 3-wire Bus READ timing diagram example.

READ, WRITE, and ERASE

The attached 93LC66 timing diagrams illustrate the key concepts and timing parameters for each of these operations. Please refer to the instruction set tables and the AC parameters in the databook for supplemental information.

ERASE ALL (ERAL)

An ERASE ALL (ERAL) operation is identified by a "00" opcode. The ERAL instruction requires the next two bits to be clocked in as "10" in the address block of the instruction set. All bits in the array will be set to a logic "1" state by one command in typically less than 10ms.

WRITE ALL (WRAL)

A WRITE ALL (WRAL) operation is also identified by a "00" opcode. The WRAL requires the next two bits to be clocked in as "01" in the address block of the instruction set. The data-in block will contain the data for a SINGLE BYTE which is to be repeated throughout the entire array. For example, if a 4F5A is loaded in the 16 data-in bits of the instruction set, a 4F5A will be written into every word in the array.

EWEN and EWDS

As stated before, all units will power up in to an ERASE/ WRITE DISABLE (EWDS) state to prevent data corruption. All future ERASE/WRITE operations must execute an ERASE/WRITE ENABLE (EWEN) opcode until the next power down is detected or until other EWDS opcodes are executed. Please refer to the instruction set table.

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A5 A4 A3 A2 A1 A0	_	D15 - D0	25
EWEN	1	00	1 1 X X X X	_	High-Z	9
ERASE	1	11	A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	9
ERAL	1	00	1 0 X X X X	—	(RDY/BSY)	9
WRITE	1	01	A5 A4 A3 A2 A1 A0	D15 - D0	(RDY/BSY)	25
WRAL	1	00	0 1 X X X X	D15 - D0	(RDY/BSY)	25
EWDS	1	00	0 0 X X X X	—	High-Z	9

INSTRUCTION SET FOR 93LC46: ORG = 0 (x 8 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A6 A5 A4 A3 A2 A1 A0	_	D7 - D0	18
EWEN	1	00	1 1 X X X X X	—	High-Z	10
ERASE	1	11	A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	10
ERAL	1	00	1 0 X X X X X	—	(RDY/BSY)	10
WRITE	1	01	A6 A5 A4 A3 A2 A1 A0	D7 - D0	(RDY/BSY)	18
WRAL	1	00	0 1 X X X X X	D7 - D0	(RDY/BSY)	18
EWDS	1	00	0 0 X X X X X	_	High-Z	10

INSTRUCTION SET FOR 93LC56: ORG = 1 (x 16 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	X A6 A5 A4 A3 A2 A1 A0	_	D15 - D0	27
EWEN	1	00	1 1 X X X X X X	_	High-Z	11
ERASE	1	11	X A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	11
ERAL	1	00	1 0 X X X X X X	—	(RDY/BSY)	11
WRITE	1	01	X A6 A5 A4 A3 A2 A1 A0	D15 - D0	(RDY/BSY)	27
WRAL	1	00	0 1 X X X X X X	D15 - D0	(RDY/BSY)	27
EWDS	1	00	0 0 X X X X X X	—	High-Z	11

INSTRUCTION SET FOR 93LC56: ORG = 0 (x 8 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	X A7 A6 A5 A4 A3 A2 A1 A0	_	D7 - D0	20
EWEN	1	00	1 1 X X X X X X X	—	High-Z	12
ERASE	1	11	X A7 A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	12
ERAL	1	00	1 0 X X X X X X X	—	(RDY/BSY)	12
WRITE	1	01	X A7 A6 A5 A4 A3 A2 A1 A0	D7 - D0	(RDY/BSY)	20
WRAL	1	00	0 1 X X X X X X X	D7 - D0	(RDY/BSY)	20
EWDS	1	00	0 0 X X X X X X X	_	High-Z	12

INSTRUCTION SET FOR 93LC66: ORG = 1 (x 16 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A7 - A0	_	D15 - D0	27
EWEN	1	00	11XXXXXX	—	High-Z	11
ERASE	1	11	A7 - A0	—	(RDY/BSY)	11
ERAL	1	00	10XXXXXX	—	(RDY/BSY)	11
WRITE	1	01	A7 - A0	D15 - D0	(RDY/BSY)	27
WRAL	1	00	01XXXXXX	D15 - D0	(RDY/BSY)	27
EWDS	1	00	00XXXXXX	_	High-Z	11

INSTRUCTION SET FOR 93LC66: ORG = 0 (x 8 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A8 - A0	_	D7 - D0	20
EWEN	1	00	11XXXXXXX	—	High-Z	12
ERASE	1	11	A8 - A0	—	(RDY/BSY)	12
ERAL	1	00	10XXXXXXX	—	(RDY/BSY)	12
WRITE	1	01	A8 - A0	D7 - D0	(RDY/BSY)	20
WRAL	1	00	01XXXXXXX	D7 - D0	(RDY/BSY)	20
EWDS	1	00	00XXXXXXX	_	High-Z	12

2-WIRE BUS OPERATION PRIMER

As indicated in the 3-wire bus section, many serial EEPROM data sheets are written in a conventional memory data sheet format which emphasizes the features of the part more than the basic operating principles. The operating principles are, unfortunately, either vaguely embedded in the data sheet text or not included. This section is a PRIMER for the data sheet to familiarize the system designer with the basic 2-wire serial EEPROM operation principles.

Basic Principles

The common device nomenclature is 24XXXX and 85XXXX.

Only the SCL and SDA pins are essential for bus operation. The other pins are supplementary:

SCL (Serial clock)

SDA (Serial Data)

WP (Active High WRITE Protection)

A0, V A1, and A2 (Chip or block select)

SDA's open-drain requires a pull-up resistor to VDD.

The data is organized as x8.

Signals are level triggered, not edge triggered. Also, there are filters on the inputs that will filter noise glitches <100ns wide.

An Auto-ERASE (logical "1") cycle is performed during each WRITE cycle.

The I²C protocol utilizes master/slave bi-directional communication. A device that sends data onto the bus is defined as the transmitter, and a device that is receiving data is the receiver. Both the master and the slave can operate as the transmitter or receiver. The bus must be controlled by a master device (most often a microcontroller), which generates the serial clock (SCL), controls the bus direction, and generates the START and the STOP conditions.

The serial EEPROM is the slave. The serial EEPROM will be the bus transmitter during READ operations and when the serial EEPROM must acknowledge data transmitted by the master.

START and STOP bits control the bus activity. Operations must begin with a START bit and end with a STOP bit.

A START bit is when SDA transitions LOW while SCL is HIGH while observing the START set-up and hold time specifications.

A STOP bit is when SDA transitions HIGH while SCL is HIGH while observing the STOP set-up and hold time specifications. Data is recognized as valid while SCL is high. The data on SDA must observe data in set-up and hold specifications before and after SCL is pulsed. There is only one bit of data for each SCL pulse.

Control Byte Requirements

After a START bit, each command begins with an 8 bit control byte sent by the master. This control byte has the following three primary functions before the data and/or word address information is loaded for all commands:

Identify the serial EEPROM as the slave addressed on the bus.

Select the specific serial EEPROM or the internal memory block on the bus. There may be up to 8 serial EEPROMs on the bus)

Select the READ or WRITE function for the next command transmitted by the master.

The diagram of a control byte (not including the START bit) is shown below:

1	0	1	0	A2	A1	A0	Х
I ² C	Slave	Addre	ss	Chip or	r Block	Select	Read or W rite bit

Control Bits 1-4 are the Slave Address Bits (Must be 1010 for Memory)

Since there is not a chip select pin, the part is selected by a four bit code in the control byte to identify the type of product. The four bit code was established by Philips for the I²C protocol. A 1010 code identifies the slave device as a Serial EEPROM. The Serial EEPROM will remain in stand-by until the 1010 code is transmitted on the bus. Other non Serial EEPROM slave devices will not respond to the 1010 code on the bus.

Control Bits 5-7 are the 1 of 8 Chip or Block Address Select Bits

The next three control bits are utilized for the chip selection or internal block selection. The standard I²C protocol was developed to allow up to 16K bits of memory to be selected. This could be accomplished by accessing a combination of devices or blocks within a device, as shown in the table on the following page:

	K bits	Internal				
Device	Density	Blocks	A0	A1	A2	Bus Access Devices
24LC01B, 24C01,85C72	1	1	H or L	H or L	H or L	Up to 8 devices
24LC02B, 24C02,85C82	2	1	H or L	H or L	H or L	Up to 8 devices
24LC04B, 24C04,85C92	4	2	Х	H or L	H or L	Up to 4 devices
24LC08B	8	4	Х	Х	H or L	Up to 2 devices
24LC16B	16	8	Х	Х	Х	Only 1 device

X= NOT USED. This pin must be tied to Vss or VDD. It is not recommended to FLOAT these pins since there may be test modes accessed to these pins via a high voltage signal.

These three bits for this select must match the hardware conditions (IF ANY ARE USED) of the external A0, A1, and A2 pins or the internal block selects.

With this selection scheme, devices from 2K to 16K are software compatible. For example, four 2K devices or one 8K device could be connected to the bus with the same software.

The A0, A1, and A2 signals are the same for the 1K and 2K products. The A7 bit for the 1K product is a DON'T CARE.

The A0, A1, and A2 pins are not commonly used today in the industry with the advent of the density evolution up to the I²C protocol limit of 16K bits.

Control Bit 8 Operation Code

If this bit is a "1" then the operation will be a READ

If this bit is a "0" then the operation will be a WRITE

After the control byte acknowledge bit is generated by the serial EEPROM, the master will send the appropriate word address and data information.

Acknowledge Requirements

The serial EEPROM must generate an acknowledge bit after receiving each byte segment in a command. The serial EEPROM will generate the acknowledge bit automatically after the master has transmitted all of the data for the segment.

To acknowledge the master, the serial EEPROM must pull the SDA line LOW during the entire HIGH period of the next clock generated by the master. During the READ operations, the master must acknowledge each data byte or the serial EEPROM will abort the READ operation and return to a stand-by mode waiting for the next START bit.

The attached 24LC16 timing diagrams illustrate the READ and WRITE operations.

MICROCHIP 2-WIRE DEFAULT CONDITIONS

As stated before, data sheets do not provide adequate information on basic operation. This lack of information forces each reader of the databook to make interpretations about the operating conditions. These readers have included other semiconductor circuit designers, which unfortunately leads to subtle compatibility problems. The part is designed to operate to the default of the circuit designer's interpretation. This next section details Microchip's default conditions to help the system engineer minimize "Trial and Error" prototyping and to increase the awareness of these default conditions.

Also, to improve corporate-wide compatibility, Microchip is standardizing their circuits on various product versions. Unless indicated otherwise, all references to default conditions are for the 24LCXX products, not the 24CXXXX products.

Power Up

READ, WRITE, and ERASE operations are valid 5 uS after VDD has ramped to the specified operating range.

PAGE WRITE by Product for Multiple BYTE WRITE Operation

The 24C01 and 24C02 have a 2 byte buffer.

The 24C04 has an 8 byte buffer.

The 24LC01 and 24LC02 have an 8 byte page. The 24LC04, 24LC08, and 24LC16 have a 16 byte page.

The buffer will load bytes identically as the page loads bytes. The difference in the two modes is that the buffer will execute a WRITE of one byte per WRITE cycle in sequence. The page mode will execute all bytes loaded in one WRITE cycle in parallel. There are pages within blocks. For a 16 byte page product, the most significant 4 bits of the word address point to the page address and the least significant 4 bits point to the byte address within a page. For an 8 byte page product, the most significant 5 bits of the word address point to the page address and the least significant 3 bits point to the byte address within a page.

The number of bytes loaded in to the page is from one byte up to the page size. For example, three bytes can be loaded into the 16 byte page of the 24LC16. If during the loading of the fourth byte a STOP bit is received, the page will WRITE three bytes. The fourth byte will not be written since loading the fourth byte was not complete.

NOTE: New versions released in March 1993 will default to ABORTING the entire operation if a STOP bit is received in the middle of a byte while loading a page.

If more than 16 bytes are loaded in the page of a 16 byte page product, then the 17th byte will override the data loaded into the original first byte (the page data will wrap around WITHIN a page). Therefore, the system designer must take precautions to not WRITE over a page boundary during a multiple byte WRITE operation.

Bytes not changed in the page will NOT result in data corruption in the array. For example, If two bytes are loaded in to the 24LC16 page with the least significant word address bits of 0000 and then a STOP bit is transmitted. Bytes 1 and 2 in the array will have the data changed to the new page contents. Bytes 3 through 16 WILL NOT change.

The WRITE operation will not be executed until a STOP bit is transmitted.

At this point, the serial EEPROM is free from the bus since the actual WRITE function is self-timed. Therefore, the microcontroller interfacing to the serial EEPROM may perform other functions not associated to communication with the serial EEPROM during the self-timed WRITE operations.

Once the part is in the auto-ERASE mode, it will complete the ERASE/WRITE operation unless power is removed. STOP and START bits will be ignored.

<u>READ</u>

Once the Serial EEPROM is in a RANDOM READ operation, it can be placed into the sequential READ operation. If the master issues an acknowledge bit instead of a STOP bit, the Serial EEPROM will READ the next sequential 8 bits. The Serial will wait for the next bit command from the master. The sequential READ will continue as long as the master issues an acknowledge bit on the next clock cycle after the last bit is READ. The READ will continue from block to block and will wrap around if the last bit in the array is addressed. Again, this will continue until the master issues a STOP bit instead of an acknowledge bit.

While reading zeroes the master cannot pull SDA high to generate a STOP bit, since the serial EEPROM SDA pin is outputting a low. To recover from a fault during a READ, repeat 9 clocks with data floating high. Therefore, the acknowledge bit will not occur and the part will reset and return to stand-by.

A START bit during an operation will cease the current operation and begin the next operation.

Author: Steve Drehobl Memory Products Division









2 WIRE BUS EXAMPLE I CROCHIP 24LC16 READ CYCLE TIMING DIAGRAM Sc	DATA FROM THE SERIAL	ASANDOW ADDRESS) READ_IFROM THE CURRENT ADDRESS) AXIER THE MANTER THE MANTER MASTER (1, 14, -1) THE MASTER (1, 14,
	A10 A3 4 1	READ_LEROM_# START BIT FROM #4 START BIT FROM PAGE IT FROM ACRONOMEDBE IT FROM ACCHONOMEDBE BIT FROM ACCHONOMEDBE BIT FROM THE MA STOP BIT FROM THE MA DATA FROM THE BIA DATA F
	1 0 1 0 A 0 A A A A A A A A A A A A A A	NOTE: THE FIRST 19 GLOCK PULSES OF THE WRITE COMMAND ARE IDENTICAL TO THE FIRST 19 GLOCK PULSES IN THE READ COMMAND. EVEN THE 97H GLOCK PULSE IS A WRITE BIT '0' TO TRANSMIT TO THE SERIAL EEPROM THE DESIRED WORD ADDRESS. THE READ COMMAND HAS TWO START BITS. THIS IS FOR THE RANDOM READ COMMAND. THE READ COMMAND THE RECOVERN PARENCES IF A READ IS DESIRED FORM A CURRENT ADDRESS THEN THE FIRST 19 GLOCK PULSE ARE NOT THE REQUENTIAL READ COMMAND THE RECOVERNAND IS THE SANDOM NOT THE RECOVERNAND IS THE SCHORT TO THE READ COMMAND THE RECOVERNAND IS THE SCHORT THE READ COMMAND THE RECOVERNAND IS THE SCHORT ADDRESS FLAD COMMAND THE RECOVERNAND IS THE SCHORT ADDRESS FLAD COMMAND THE RECOVERNAND IS THE SCHORT AT ADDRESS FLAD COMMAND THE RECOVERNAND IS THE SCHORT AT ADDRESS FLAD COMMAND THE RECOVER THE MASTER MUST CONTINUE TO ACKNOWLEDGE BATA SCHORT AT ADDRESS FLAD COMMAND THE RECOVER THE MASTER MUST CONTINUE TO ACKNOWLEDGE BATA SCHORT AT ADDRESS FLAD COMMAND THE RECOVER THE STOP BIT AS SHOWN FOR CLOCK PULSE #33. THIS SIGNALS THE SECURITIAL ADDRESS FLAD COMMAND THE RECOVER THE MASTER MUST CONTINUE TO ACKNOWLEDGE BATA SCHORT ADDRESS FLAD COMMAND THE RECOVER THE READ COMMAND THE RECOVER THE ADDRESS. THE MASTER MUST CONTINUE TO ACKNOWLEDGE BATA SCHORT ADDRESS FLAD COMMAND THE RECOVER THE READ COMMAND THE RECOVER THE STOP BIT. THE START AT THE MASTER MUST CONTINUE TO ACKNOWLEDGE EACH BYTE RECOVER THE MASTER MUST CONTINUE TO ACKNOWLEDGE BATA SCHORT AT FROM THE REST FOR THE STOP BIT. THE START AT THE MASTER MUST CONTINUE TO ACKNOWLEDGE BATA SCHORT AT FROM THE RECOVER THE START ADDRESS. THE RANDOM FOR THE RANDOM FOR THE RANDOM FOR THE START ADDRESS. THE RANDOM FOR CLOCK PULSE #33. THIS SIGNALS THE SECURATION TO READ FOR THE START ADDRESS. THE RANDOM FOR THE RANDOM FOR THE START ADDRESS ARE NOT THE RANDOM FOR THE RANDOM FOR THE START ADDRESS. THE RANDOM FOR THE START ADDRESS ARE ADDRESS ARE NOT THE RANDOM FOR THE RANDOM FOR THE START ADDRESS ARE NOT THE RANDOM FOR THE RANDOM FOR THE START ADDRESS ARE ADDRESS ARE NOT THE RANDOM FOR T

© 1993 Microchip Technology Inc.

NOTES:

WORLDWIDE SALES & SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602 786-7200 Fax: 602 786-7277 Technical Support: 602 786-7627 Web: http://www.mchip.com/microhip

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770 640-0034 Fax: 770 640-0307 Boston Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508 480-9990 Fax: 508 480-8575 Chicago Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 708 285-0071 Fax: 708 285-0075 Dallas Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 214 991-7177 Fax: 214 991-8588 Dayton Microchip Technology Inc. 35 Rockridge Road Englewood, OH 45322 Tel: 513 832-2543 Fax: 513 832-2841 Los Angeles Microchip Technology Inc. 18201 Von Karman, Suite 455 Irvine, CA 92715 Tel: 714 263-1888 Fax: 714 263-1338 **New York** Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516 273-5305 Fax: 516 273-5335

AMERICAS (continued)

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408 436-7950 Fax: 408 436-7955

ASIA/PACIFIC

Hong Kong Microchip Technology Unit No. 3002-3004, Tower 1 Metroplaza 223 Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852 2 401 1200 Fax: 852 2 401 3431 Korea Microchip Technology 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku, Seoul, Korea Tel: 82 2 554 7200 Fax: 82 2 558 5934 Singapore Microchip Technology 200 Middle Road #10-03 Prime Centre Singapore 188980 Tel: 65 334 8870 Fax: 65 334 8850 Taiwan Microchip Technology 10F-1C 207 Tung Hua North Road

Taipei, Taiwan, ROC Tel: 886 2 717 7175 Fax: 886 2 545 0139

EUROPE

United Kingdom Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44 0 1628 851077 Fax: 44 0 1628 850259 France Arizona Microchip Technology SARL 2 Rue du Buisson aux Fraises

91300 Massy - France Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Muenchen, Germany Tel: 49 89 627 144 0 Fax: 49 89 627 144 44 Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Pegaso Ingresso No. 2 Via Paracelso 23, 20041 Agrate Brianza (MI) Italy Tel: 39 039 689 9939 Fax: 39 039 689 9883

JAPAN

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81 45 471 6166 Fax: 81 45 471 6122

9/22/95

All rights reserved. © 1995, Microchip Technology Incorporated, USA.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.