These are pre-packaged chip designs that have "building blocks" or cells that consist of things like a variety of different levels of microprocessors (z80 to 386), and digital or analog ICs that are dropped in place by the manufacturer at the request of the designer along with "user defined logic" specified by the designer. A software program ("Sample design kits are available at no charge to qualified users: contact the NEC ASIC Design Center nearest you for more information.") allows the designer to exactly specify the desired configuration and emulate the result prior to e-mailing the spec to the manufacturer for production. This is how the big-boys develop products. The per-chip cost is minimal in quantity and you get to put everything you need (except maybe discreet components like resisters, coils, capacitors, etc...) on one chip which lowers the assembly cost enormously
|file: /Techref/nec/asics.htm, 1KB, , updated: 1999/2/20 12:29, local time: 2021/1/19 00:24,
|©2021 These pages are served without commercial sponsorship. (No popup ads, etc...).Bandwidth abuse increases hosting cost forcing sponsorship or shutdown. This server aggressively defends against automated copying for any reason including offline viewing, duplication, etc... Please respect this requirement and DO NOT RIP THIS SITE. Questions?|
<A HREF="http://www.massmind.org/techref/nec/asics.htm"> nec asics</A>
|Did you find what you needed?|
Welcome to massmind.org!
Welcome to www.massmind.org!